

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-036904

(43)Date of publication of application : 12.02.1993

(51)Int.Cl.

H01L 27/04
G01R 31/318
H01L 21/66

(21)Application number : 03-186547

(71)Applicant : **NEC CORP**

(22)Date of filing : 25.07.1991


(72)Inventor : HIRAYAMA TAKESHI

(54) SEMICONDUCTOR INTEGRATED CIRCUIT

(57)Abstract:

PURPOSE: To simplify a hardware and a software, to shorten a testing time and to improve an accuracy of a test by setting a test circuit of a semiconductor integrated circuit and sampling data with one test terminal.

CONSTITUTION: A test flag circuit 7 is set by inputting a test terminal 8 at the time of falling of an external reset signal [external 1], and thus a CPU 11 starts a test circuit control unit 17 of a peripheral unit 13 on a chip by a ROM 9 which writes a test circuit starting procedure program. Setting of a condition at the time of testing and collection of data are conducted by a serial communication from the terminal 8 by using a serial/parallel converter 14 and a parallel/series converter 19.



LEGAL STATUS

[Date of request for examination]

30.05.1995

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

2853381

[Date of registration]

20.11.1998

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]